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Logarithmic Amplifier Uses Field Effect Transistors 
Log 
Diode 
D1 
The problem: Some instrumentation and recording 
applications require a logarithmic response to an inpy1 
signal laving a range of current variation from 10 
to 10	 ampere. Temperature compensation also is 
required. 
The solution: A solid-state amplifier that utilizes 
field-effect transistors and planar junction diodes. 
This circuit has a logarithmic response to signals rang- 
ing from 10	 to 10 ampere. 
How its done: The basic circuit is a temperature-
stabilized amplifier composed of three differential 
amplifier stages, an emitter-follower output stage, and 
a planar-junction logarithmic diode. 
The required response to an unusually large range 
of input current variation is achieved by using two n-
channel field-effect transistors, Q 1 and Q21 for the 
first differential amplifier stage. Because of the very 
high input impedance exhibited by these transistors, 
they are also sensitive to very small currents.
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The two field effect transistors, Q 1 and Q 2, drive 
the second differential amplifier stage, Q 3 and Q4. The 
output of Q3 is applied to the final differential 
amplifier stage, Q 5 and Q 6, and to the planar-junction 
logarithmic diode, D 1 . By inserting D, inthe feedback 
path to the first differential amplifier stage, the loga-
rithmic output of the circuit is achieved. 
The output of Q6 is applied to Q 71 which is operated 
as an emitter-follower. This configuration provides a 
high output impedance for the amplifier. The differen-
tial amplifier structure of the circuit provides tempera-
ture compensation. 
Notes: 
I. For optimum overall characteristics, the com-
ponents should be matched. 
2. The final output voltage, E 01 taken between the 
emitter of Q 7 and ground, will be 
E0 = K 1 log (5 x 10 11 'in + 1) + K2 
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3. Inquiries concerning this innovation may be di-
rected to: 
Technology Utilization Officer 
Jet Propulsion Laboratory 
4800 Oak Grove Drive 
Pasadena, California, 91103 
Reference: B65-10145
Patent status: NASA encourages commercial use 
of this innovation. No.patent action is contemplated. 
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